SN74F657 OCTAL TRANSCEIVER WITH PARITY GENERATOR/CHECKER

- AND 3-STATE OUTPUTS SDFS027A – D3217, JANUARY 1989 – REVISED OCTOBER 1993
- Combines 'F245 and 'F280B Functions in One Package
- High-Impedance N-P-N Inputs for Reduced Loading (70 μA in Low and High States)
- High Output Drive and Light Bus Loading
- 3-State B Outputs Sink 64 mA and Source 15 mA
- Input Diodes for Termination Effects
- Package Options Include Plastic Small-Outline Packages and Standard Plastic 300-mil DIPs

| DW OR NT PACKAGE<br>(TOP VIEW) |             |                         |    |  |  |  |  |  |  |
|--------------------------------|-------------|-------------------------|----|--|--|--|--|--|--|
| т/ <mark>R</mark> [<br>А1 [    |             | 24] OE                  |    |  |  |  |  |  |  |
| A1 [<br>A2 [<br>A3 [           | 2<br>3<br>4 | 23 B1<br>22 B2<br>21 B3 |    |  |  |  |  |  |  |
| A4 [<br>A5 [                   | -<br>5<br>6 | 20 B4<br>19 GND         |    |  |  |  |  |  |  |
| V <sub>CC</sub> [<br>A6 [      | 7<br>8      | 18 GND<br>17 B5         |    |  |  |  |  |  |  |
| A7 [<br>A8 [                   | 9<br>10     | 16 ] B6<br>15 ] B7      |    |  |  |  |  |  |  |
| ODD/EVEN                       | 11<br>12    | 14 ] B8<br>13 ] PARIT   | Ϋ́ |  |  |  |  |  |  |

#### description

The SN74F657 contains eight noninverting buffers with 3-state outputs and an 8-bit parity generator/checker. It is intended for bus-oriented applications. The buffers have a specified current sinking capability of 24 mA at the A port and 64 mA at the B port.

The transmit/receive  $(T/\overline{R})$  input determines the direction of the data flow through the bidirectional transceivers. When  $T/\overline{R}$  is high, data is transmitted from the A port to the B port. When  $T/\overline{R}$  is low, data is received at the A port from the B port.

When the output enable  $(\overline{OE})$  input is high, both the A and B ports are placed in a high-impedance state (disabled). The ODD/EVEN input allows the user to select between odd or even parity systems. When transmitting from A port to B port (T/R high), PARITY is an output from the generator/checker. When receiving from B port to A port (T/R low), PARITY is an input.

When transmitting (T/ $\overline{R}$  high), the parity select (ODD/ $\overline{EVEN}$ ) input is made high or low as appropriate. The A port is then polled to determine the number of high bits. The PARITY output goes to the logic state determined by ODD/ $\overline{EVEN}$  and the number of high bits on A port. When ODD/ $\overline{EVEN}$  is low (for even parity) and the number of high bits on A port, will be high, transmitting even parity. If the number of high bits on A port is even, the PARITY will be low, keeping even parity.

When in the receive mode (T/ $\overline{R}$  low), the B port is polled to determine the number of high bits. If ODD/ $\overline{EVEN}$  is low (for even parity) and the number of highs on B port is:

- 1. Odd and the PARITY input is high, then ERR will be high signifying no error.
- 2. Even and the PARITY input is high, then ERR will be low indicating an error.

The SN74F657 is characterized for operation from 0°C to 70°C.




### SN74F657 OCTAL TRANSCEIVER WITH PARITY GENERATOR/CHECKER AND 3-STATE OUTPUTS

SDFS027A - D3217, JANUARY 1989 - REVISED OCTOBER 1993

| FUNCTION TABLE       |    |      |          |              |     |             |  |  |  |  |  |  |
|----------------------|----|------|----------|--------------|-----|-------------|--|--|--|--|--|--|
| NUMBER OF A OR B     |    | INPU | JTS      | INPUT/OUTPUT |     | OUTPUTS     |  |  |  |  |  |  |
| INPUTS THAT ARE HIGH | OE | T/R  | ODD/EVEN | PARITY       | ERR | OUTPUT MODE |  |  |  |  |  |  |
|                      | L  | Н    | Н        | Н            | Z   | Transmit    |  |  |  |  |  |  |
|                      | L  | Н    | L        | L            | Z   | Transmit    |  |  |  |  |  |  |
| 0.2.4.6.9            | L  | L    | н        | н            | н   | Receive     |  |  |  |  |  |  |
| 0, 2, 4, 6, 8        | L  | L    | н        | L            | L   | Receive     |  |  |  |  |  |  |
|                      | L  | L    | L        | н            | L   | Receive     |  |  |  |  |  |  |
|                      | L  | L    | L        | L            | н   | Receive     |  |  |  |  |  |  |
|                      | L  | Н    | Н        | L            | Z   | Transmit    |  |  |  |  |  |  |
|                      | L  | Н    | L        | н            | Z   | Transmit    |  |  |  |  |  |  |
| 4 9 5 7              | L  | L    | Н        | н            | L   | Receive     |  |  |  |  |  |  |
| 1, 3, 5, 7           | L  | L    | н        | L            | н   | Receive     |  |  |  |  |  |  |
|                      | L  | L    | L        | н            | н   | Receive     |  |  |  |  |  |  |
|                      | L  | L    | L        | L            | L   | Receive     |  |  |  |  |  |  |
| Don't care           | Н  | Х    | Х        | Z            | Z   | Z           |  |  |  |  |  |  |


logic symbol<sup>†</sup>



<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.



#### logic diagram (positive logic)





#### SN74F657 OCTAL TRANSCEIVER WITH PARITY GENERATOR/CHECKER AND 3-STATE OUTPUTS SDFS027A – D3217, JANUARY 1989 – REVISED OCTOBER 1993

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

| Supply voltage range, V <sub>CC</sub><br>Input voltage range, V <sub>I</sub> (excluding I/O ports) (see Note 1)<br>Input current range<br>Voltage range applied to any output in the disabled or power-off state<br>Voltage range applied to any output in the high state<br>Current into any output in the low state: A1–A8<br>B1–B8<br>Operating free-air temperature range | $\begin{array}{ccc} -1.2 \ V \ to \ 7 \ V \\ -30 \ mA \ to \ 5 \ mA \\ -0.5 \ V \ to \ 5.5 \ V \\ -0.5 \ V \ to \ 5.5 \ V \\ -0.5 \ V \ to \ V_{CC} \\ 48 \ mA \\ -128 \ mA \\ -0.5 \ C \ to \ 70^\circ C \\ \end{array}$ |
|---|---|
| Operating free-air temperature range<br>Storage temperature range   |   |

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input-voltage ratings may be exceeded provided the input-current ratings are observed.

#### recommended operating conditions

|      |                                |                    | MIN | NOM | MAX  | UNIT |
|------|--------------------------------|--------------------|-----|-----|------|------|
| VCC  | Supply voltage                 |                    | 4.5 | 5   | 5.5  | V    |
| VIH  | High-level input voltage       |                    | 2   |     |      | V    |
| VIL  | Low-level input voltage        |                    |     |     | 0.8  | V    |
| 1    |                                | A1-A8              |     |     | - 3  | mA   |
| ЮН   | High-level output current      | B1–B8, PARITY, ERR |     |     | - 12 | ША   |
| 1.0. |                                | A1-A8              |     |     | 24   | ~ ^  |
| IOL  | Low-level output current       | B1–B8, PARITY, ERR |     |     | 64   | mA   |
| ТА   | Operating free-air temperature |                    | 0   |     | 70   | °C   |



# SN74F657 OCTAL TRANSCEIVER WITH PARITY GENERATOR/CHECKER

AND 3-STATE OUTPUTS SDFS027A – D3217, JANUARY 1989 – REVISED OCTOBER 1993

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

|      | PARAMETER          |                           | TEST CONDITION                  | S                 | MIN   | TYP† | MAX   | UNIT |
|------|--------------------|---------------------------|---------------------------------|-------------------|-------|------|-------|------|
| VIK  |                    | V <sub>CC</sub> = 4.5 V,  | lj = – 18 mA                    |                   |       |      | - 1.2 | V    |
|      | Any output         | V <sub>CC</sub> = 4.5 V,  | I <sub>OH</sub> = – 3 mA        |                   | 2.4   | 3.3  |       |      |
| Vон  | B1-B8, PARITY, ERR | V <sub>CC</sub> = 4.5 V,  | I <sub>OH</sub> = – 15 mA       |                   | 2     | 3.1  |       | V    |
|      | Any output         | V <sub>CC</sub> = 4.75 V, | $I_{OH} = -1 \text{ mA to } -3$ | 3 mA              | 2.7   |      |       |      |
| .,   | A1-A8              |                           | I <sub>OL</sub> = 24 mA         |                   |       | 0.35 | 0.5   |      |
| VOL  | B1-B8, PARITY, ERR | V <sub>CC</sub> = 4.5 V   | I <sub>OL</sub> = 64 mA         |                   |       | 0.42 | 0.55  | V    |
|      | T/R                | V <sub>CC</sub> = 0,      | V <sub>I</sub> = 7 V,           | <u>OE</u> = 4.5 V |       |      | 0.1   |      |
|      | OE                 | V <sub>CC</sub> = 0,      | V <sub>I</sub> = 7 V,           | T/R = 4.5 V       |       |      | 0.1   |      |
| lj – | ODD/EVEN           | V <sub>CC</sub> = 0,      | V <sub>I</sub> = 7 V            |                   |       |      | 0.1   | mA   |
|      | A1-A8              |                           | <u>)</u> /, <b>7</b> )/         |                   |       |      | 2     |      |
|      | B1-B8              | V <sub>CC</sub> = 5.5 V,  | V <sub>1</sub> = 7 V            |                   |       |      | 1     |      |
|      | A, B, PARITY       |                           |                                 |                   |       |      | 70    |      |
| IIH‡ | T/R, OE            | V <sub>CC</sub> = 5.5 V,  | V <sub>I</sub> = 2.7 V          |                   |       |      | 40    | μA   |
|      | ODD/EVEN           | 1                         |                                 |                   |       |      | 20    |      |
|      | A, B, PARITY       |                           |                                 |                   |       |      | - 70  |      |
| IIL‡ | T/R, OE            | V <sub>CC</sub> = 5.5 V,  | V <sub>I</sub> = 0.5 V          |                   |       |      | - 40  | μA   |
|      | ODD/EVEN           |                           |                                 |                   |       |      | - 20  |      |
|      | A1-A8              |                           |                                 |                   | - 60  |      | - 150 |      |
| los§ | B1-B8              | V <sub>CC</sub> = 5.5 V,  | VO = 0                          |                   | - 100 |      | - 225 | mA   |
| IOZH | ERR                | V <sub>CC</sub> = 5.5 V,  | V <sub>I</sub> = 2.7 V          |                   |       |      | 50    | μA   |
| IOZL | ERR                | V <sub>CC</sub> = 5.5 V,  | V <sub>I</sub> = 0.5 V          |                   |       |      | -50   | μΑ   |
| ІССН |                    | V <sub>CC</sub> = 5.5 V   |                                 |                   |       | 90   | 125   | mA   |
| ICCL |                    | V <sub>CC</sub> = 5.5 V   |                                 |                   |       | 106  | 150   | mA   |
| Iccz |                    | V <sub>CC</sub> = 5.5 V   |                                 |                   |       | 98   | 145   | mA   |

† All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C.
‡ For I/O ports, the parameters I<sub>IH</sub> and I<sub>IL</sub> include the off-state output current.
§ Not more than one output should be shorted at a time, and the duration of the short circuit should not exceed one second.



## SN74F657 OCTAL TRANSCEIVER WITH PARITY GENERATOR/CHECKER AND 3-STATE OUTPUTS

SDFS027A - D3217, JANUARY 1989 - REVISED OCTOBER 1993

#### switching characteristics (see Note 2)

| PARAMETER        | FROM<br>(INPUT) | TO<br>(OUTPUT)                    | CL<br>R1<br>R2 | c = 5 V,<br>= 50 pF<br>= 500 Ω<br>= 500 Ω<br>= 25°C | ,<br>), | V <sub>CC</sub> = 4.5<br>C <sub>L</sub> = 50 pl<br>R1 = 500 G<br>R2 = 500 G<br>T <sub>A</sub> = MIN 1 | 2,<br>2, | UNIT |
|------------------|-----------------|-----------------------------------|----------------|---|---------|---|----------|------|
|                  |                 |                                   | MIN            | TYP   | MAX     | MIN   | MAX      |      |
| <sup>t</sup> PLH | A or B          | B or A                            | 2.5            | 4.2   | 7.5     | 2.5   | 8        | ns   |
| <sup>t</sup> PHL | AUD             | DUIA                              | 3              | 4   | 7.5     | 3   | 8        | 115  |
| tPLH             | А               | PARITY                            | 6              | 8.4   | 14      | 6   | 16       | ns   |
| <sup>t</sup> PHL | A               | PARITY                            | 6.8            | 8.5   | 15      | 6.8   | 16       | 115  |
| <sup>t</sup> PLH | ODD/EVEN        | PARITY, ERR                       | 4              | 6.4   | 11      | 4   | 12       | ns   |
| <sup>t</sup> PHL | ODD/EVEN        | PARII I, ERR                      | 4.5            | 6.9   | 11.5    | 4.5   | 12.5     | 115  |
| <sup>t</sup> PLH | В               | ERR                               | 8              | 12.7  | 20.5    | 7.5   | 22.5     | ns   |
| <sup>t</sup> PHL | В               | EKK                               | 8              | 13.4  | 20.5    | 7.5   | 22.5     | 115  |
| <sup>t</sup> PLH |                 |                                   | 6              | 8.1   | 15.5    | 6   | 16.5     |      |
| <sup>t</sup> PHL | PARITY          | ERR                               | 7.5            | 8.8   | 15.5    | 7.5   | 17       | ns   |
| <sup>t</sup> PZH |                 |                                   | 3              | 5.3   | 8       | 3   | 9        |      |
| <sup>t</sup> PZL | ŌĒ              | A, B, PARITY, or ERR <sup>‡</sup> | 4              | 5.4   | 9.5     | 4   | 11       | ns   |
| <sup>t</sup> PHZ | ŌĒ              | A, B, PARITY, or ERR‡             | 2              | 4.2   | 7.5     | 2   | 8        | 20   |
| tPLZ             | UE              | A, D, FANITT, ULERR+              | 2              | 3.7   | 6       | 2   | 6.5      | ns   |

<sup>†</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

<sup>‡</sup> These delay times reflect the 3-state recovery time only and not the signal through the buffers or parity check circuitry. To assure valid information at the ERR output pin, time must be allowed for the signal to propagate through the drivers (B to A), and to the ERR output. Valid data at the ERR output is greater than or equal to (B to A) + (A to PARITY).

NOTE 2: Load circuits and waveforms are shown in Section 1.



#### **PACKAGING INFORMATION**

| Orderable Device | Status <sup>(1)</sup> | Package<br>Type | Package<br>Drawing | Pins | Package<br>Qty | e Eco Plan <sup>(2)</sup>  | Lead/Ball Finish | MSL Peak Temp <sup>(3)</sup> |
|------------------|-----------------------|-----------------|--------------------|------|----------------|----------------------------|------------------|------------------------------|
| SN74F657DW       | ACTIVE                | SOIC            | DW                 | 24   | 25             | Green (RoHS & no Sb/Br)    | CU NIPDAU        | Level-1-260C-UNLIM           |
| SN74F657DWE4     | ACTIVE                | SOIC            | DW                 | 24   | 25             | Green (RoHS & no Sb/Br)    | CU NIPDAU        | Level-1-260C-UNLIM           |
| SN74F657DWG4     | ACTIVE                | SOIC            | DW                 | 24   | 25             | Green (RoHS & no Sb/Br)    | CU NIPDAU        | Level-1-260C-UNLIM           |
| SN74F657DWR      | ACTIVE                | SOIC            | DW                 | 24   | 2000           | Green (RoHS & no Sb/Br)    | CU NIPDAU        | Level-1-260C-UNLIM           |
| SN74F657DWRE4    | ACTIVE                | SOIC            | DW                 | 24   | 2000           | Green (RoHS & no Sb/Br)    | CU NIPDAU        | Level-1-260C-UNLIM           |
| SN74F657DWRG4    | ACTIVE                | SOIC            | DW                 | 24   | 2000           | Green (RoHS &<br>no Sb/Br) | CU NIPDAU        | Level-1-260C-UNLIM           |
| SN74F657NT       | ACTIVE                | PDIP            | NT                 | 24   | 15             | Pb-Free<br>(RoHS)          | CU NIPDAU        | N / A for Pkg Type           |
| SN74F657NTE4     | ACTIVE                | PDIP            | NT                 | 24   | 15             | Pb-Free<br>(RoHS)          | CU NIPDAU        | N / A for Pkg Type           |

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details. TBD: The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.


**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TEXAS INSTRUMENTS www.ti.com

#### TAPE AND REEL INFORMATION





# QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




| *All dimensions are nominal |  |
|-----------------------------|--|
|-----------------------------|--|

| Device      | Package<br>Type | Package<br>Drawing |    |      | Reel<br>Diameter<br>(mm) | Reel<br>Width<br>W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1<br>(mm) | W<br>(mm) | Pin1<br>Quadrant |
|-------------|-----------------|--------------------|----|------|--------------------------|--------------------------|---------|---------|---------|------------|-----------|------------------|
| SN74F657DWR | SOIC            | DW                 | 24 | 2000 | 330.0                    | 24.4                     | 10.75   | 15.7    | 2.7     | 12.0       | 24.0      | Q1               |



# PACKAGE MATERIALS INFORMATION

11-Mar-2008



\*All dimensions are nominal

| Device      | Package Type | Package Drawing | Pins | SPQ  | Length (mm) | Width (mm) | Height (mm) |
|-------------|--------------|-----------------|------|------|-------------|------------|-------------|
| SN74F657DWR | SOIC         | DW              | 24   | 2000 | 346.0       | 346.0      | 41.0        |


# **MECHANICAL DATA**

MPDI004 - OCTOBER 1994

#### NT (R-PDIP-T\*\*)

#### PLASTIC DUAL-IN-LINE PACKAGE

24 PINS SHOWN



NOTES: A. All linear dimensions are in inches (millimeters). B. This drawing is subject to change without notice.



DW (R-PDSO-G24)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).

D. Falls within JEDEC MS-013 variation AD.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

| Products                    |                        | Applications       |                           |
|-----------------------------|------------------------|--------------------|---------------------------|
| Amplifiers                  | amplifier.ti.com       | Audio              | www.ti.com/audio          |
| Data Converters             | dataconverter.ti.com   | Automotive         | www.ti.com/automotive     |
| DSP                         | dsp.ti.com             | Broadband          | www.ti.com/broadband      |
| Clocks and Timers           | www.ti.com/clocks      | Digital Control    | www.ti.com/digitalcontrol |
| Interface                   | interface.ti.com       | Medical            | www.ti.com/medical        |
| Logic                       | logic.ti.com           | Military           | www.ti.com/military       |
| Power Mgmt                  | power.ti.com           | Optical Networking | www.ti.com/opticalnetwork |
| Microcontrollers            | microcontroller.ti.com | Security           | www.ti.com/security       |
| RFID                        | www.ti-rfid.com        | Telephony          | www.ti.com/telephony      |
| RF/IF and ZigBee® Solutions | www.ti.com/lprf        | Video & Imaging    | www.ti.com/video          |
|                             |                        | Wireless           | www.ti.com/wireless       |

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2008, Texas Instruments Incorporated